



128MB to 16GB  
ATA PC Cards

**SimpleTech**<sup>®</sup>  
[www.simpletech.com](http://www.simpletech.com)

## SLATAxxx(M/G)M1U(I)

ATA-5 Compatible

Supports PCMCIA I/O, Memory and True-IDE Interfaces

Capacities from 128MB to 16GB

Form Factor:

➤ PC Card Type II

Endurance Guarantee of 2,000,000 Write/Erase Cycles

CIS (Card Information Structure) Programmed into 256 Bytes of Internal Memory

Compatible with PC Card and Socket Services (Release 2.1 or Later)

5V or 3.3V Power Supply

Completely Solid-State (No Moving Parts)

Available in Commercial and Industrial Operating Temperature Ranges

7-Byte Detection, 4-Byte Correction ECC Engine

RoHS-6 Compliant Lead-Free

5-Year Warranty

### General Description

The SimpleTech SLATAxxx(M/G)M1U(I) are ATA PC Cards with 128MB to 16GB of nonvolatile storage. The cards have a PC Card Type II form factor. The cards use a flash memory controller that provides a fully compatible ATA PC Card interface for the flash memory.

SimpleTech OEM ATA PC Cards are the product of choice in applications requiring high reliability and high tolerance to shock, vibration, humidity, altitude, and temperature. Because there are no moving parts to service or maintain, ATA PC Cards are reliable alternatives to mechanical hard disk drives for high availability and mission critical applications.

While the inherent ruggedness and reliability of solid-state storage relative to rotating hard drives is intuitive, new applications for OEM ATA PC Cards are emerging due to the low cost per usable megabyte. Most applications using embedded operating systems such as VxWorks™, Windows XP/embedded™, and Linux™ don't have multi-gigabyte data storage requirements, and therefore a cost savings can be realized when using this robust media.

### Ordering Information

#### ATA PC Card

Part Number*	PC Card Form Factor	Capacity
SLATA128MM1U(I)	Type II	128 Mbytes
SLATA256MM1U(I)	Type II	256 Mbytes
SLATA512MM1U(I)	Type II	512 Mbytes
SLATA1GM1U(I)	Type II	1 GByte
SLATA2GM1U(I)	Type II	2 GBytes
SLATA3GM1U(I)	Type II	3 GBytes
SLATA4GM1U(I)	Type II	4 GBytes
SLATA5GM1U(I)	Type II	5 GBytes
SLATA6GM1U(I)	Type II	6 GBytes
SLATA7GM1U(I)	Type II	7 GBytes
SLATA8GM1U(I)	Type II	8 GBytes
SLATA10GM1U(I)	Type II	10 GBytes
SLATA12GM1U(I)	Type II	12 GBytes
SLATA14GM1U(I)	Type II	14 GBytes
SLATA16GM1U(I)	Type II	16 GBytes

\* Custom capacities available

#### Legend:

- (I) = industrial operating temperature range option.
- **Part numbers without (I)** = commercial operating temperature range option.
- -F = media set to fixed storage for nonremovable IDE applications. Use with operating systems, such as Windows XP, that require storage media to be identified as a fixed drive before it can be used as a bootable drive. Example: SLATAxxx(M/G)M1U(I)-F.
- (M/G) indicates if preceding capacity (xxx) is in Megabytes (M) or Gigabytes (G).

## Table of Contents

PACKAGE DIMENSIONS AND PIN LOCATIONS .....	5
PC CARD TYPE II.....	5
PIN ASSIGNMENTS.....	6
SIGNAL DESCRIPTIONS.....	8
ABSOLUTE MAXIMUM RATINGS .....	12
RECOMMENDED OPERATING CONDITIONS.....	12
PERFORMANCE .....	12
RELIABILITY .....	12
ENVIRONMENTAL CHARACTERISTICS .....	13
CHS PARAMETERS .....	13
DC CHARACTERISTICS-1 .....	14
DC CHARACTERISTICS-2 .....	15
AC CHARACTERISTICS.....	16
ATTRIBUTE MEMORY READ AC CHARACTERISTICS .....	16
ATTRIBUTE MEMORY READ TIMINGS .....	16
ATTRIBUTE MEMORY WRITE AC CHARACTERISTICS.....	17
ATTRIBUTE MEMORY WRITE TIMINGS.....	18
COMMON MEMORY READ TIMING CHARACTERISTICS .....	19
COMMON MEMORY READ TIMINGS.....	19
COMMON MEMORY WRITE TIMING CHARACTERISTICS.....	20
COMMON MEMORY WRITE TIMINGS .....	20
I/O ACCESS READ AC CHARACTERISTICS .....	21
I/O ACCESS READ TIMINGS .....	21
I/O ACCESS WRITE AC CHARACTERISTICS.....	22
I/O ACCESS WRITE TIMINGS .....	22
REGISTER ACCESS AC CHARACTERISTICS FOR TRUE IDE .....	23
PIO MODE ACCESS AC CHARACTERISTICS FOR TRUE IDE .....	24
TRUE IDE MODE ACCESS READ/WRITE TIMINGS.....	25
MULTIWORD DMA MODE ACCESS AC CHARACTERISTICS FOR TRUE IDE .....	26
MULTIWORD DMA MODE ACCESS READ/WRITE TIMINGS.....	27
HOST ACCESS SPECIFICATION .....	28
ATTRIBUTE ACCESS SPECIFICATIONS.....	28
<i>Attribute Read Access Mode</i> .....	28
<i>Attribute Write Access Mode</i> .....	28
<i>Attribute Access Timing Example</i> .....	28
TASK FILE REGISTER ACCESS SPECIFICATIONS.....	29
<i>I/O Address Map</i> .....	29
<i>Task File Register Read Access Mode</i> .....	29
<i>Task File Register Write Access Mode</i> .....	29
<i>Task File Register Access Timing Example</i> .....	29
MEMORY ADDRESS MAP .....	30

Task File Register Read Access Mode .....	30
Task File Register Write Access Mode .....	30
Task File Register Access Timing Example .....	30
TRUE IDE MODE .....	31
True IDE Mode Read I/O Function .....	31
True IDE Write I/O Function .....	31
True IDE Mode I/O Access Timing Example .....	31
<b>CONFIGURATION REGISTER SPECIFICATION .....</b>	<b>35</b>
CONFIGURATION OPTION REGISTER .....	35
CONFIGURATION AND STATUS REGISTER .....	36
PIN REPLACEMENT REGISTER .....	37
SOCKET AND COPY REGISTER .....	37
<b>TASK FILE REGISTER SPECIFICATION .....</b>	<b>38</b>
MEMORY MAP (INDEX=0) .....	38
CONTIGUOUS I/O MAP (INDEX=1) .....	38
CONTIGUOUS I/O MAP (INDEX=2) .....	39
SECONDARY I/O MAP (INDEX=3) .....	39
TRUE IDE MODE I/O MAP (-OE HELD LOW AT POWER UP) .....	39
DATA REGISTER .....	40
ERROR REGISTER .....	40
FEATURE REGISTER .....	41
SECTOR COUNT REGISTER .....	41
SECTOR NUMBER REGISTER .....	41
CYLINDER LOW REGISTER .....	41
CYLINDER HIGH REGISTER .....	42
DRIVE/HEAD REGISTER .....	42
STATUS REGISTER .....	43
ALTERNATE STATUS REGISTER .....	43
COMMAND REGISTER .....	43
DEVICE CONTROL REGISTER .....	44
DRIVE ADDRESS REGISTER .....	45
<b>ATA COMMAND SPECIFICATIONS .....</b>	<b>46</b>
CHECK POWER MODE (CODE: E5H OR 98H) .....	47
EXECUTE DRIVE DIAGNOSTIC (CODE: 90H) .....	47
ERASE SECTOR(S) (CODE: C0H) .....	47
FORMAT TRACK (CODE: 50H) .....	47
IDENTIFY DRIVE (CODE: ECH) .....	47
IDLE (CODE: E3H OR 97H) .....	48
IDLE IMMEDIATE (CODE: E1H OR 95H) .....	48
INITIALIZE DRIVE PARAMETERS (CODE: 91H) .....	48
READ BUFFER (CODE: E4H) .....	48
READ DMA (CODE: C8H) .....	48
READ MULTIPLE (CODE: C4H) .....	48
READ LONG SECTOR (CODE: 22H OR 23H) .....	48
READ SECTOR(S) (CODE: 20H OR 21H) .....	48
READ VERIFY SECTOR(S) (CODE: 40H OR 41H) .....	49
RECALIBRATE (CODE: 1XH) .....	49
REQUEST SENSE (CODE: 03H) .....	49
SEEK (CODE: 7XH) .....	50
SET FEATURES (CODE: EFH) .....	50
SET MULTIPLE MODE (CODE: C6H) .....	50
SET SLEEP MODE (CODE: E6H OR 99H) .....	50
STAND BY (CODE: E2H OR 96H) .....	50

---


STAND BY IMMEDIATE (CODE: E0H OR 94H) .....	50
TRANSLATE SECTOR (CODE: 87H).....	50
WEAR LEVEL (CODE: F5H).....	50
WRITE BUFFER (CODE: E8H) .....	50
WRITE DMA (CODE: CAH) .....	50
WRITE LONG SECTOR (CODE: 32H OR 33H).....	50
WRITE MULTIPLE (CODE: C5H) .....	51
WRITE MULTIPLE WITHOUT ERASE (CODE: CDH) .....	51
WRITE SECTOR(S) (CODE: 30H OR 31H).....	51
WRITE SECTOR(S) WITHOUT ERASE (CODE: 38H).....	51
WRITE VERIFY (CODE: 3CH) .....	51
<b>SECTOR TRANSFER PROTOCOL .....</b>	<b>52</b>
SECTOR READ .....	52
SECTOR WRITE.....	53
<b>REVISION HISTORY .....</b>	<b>54</b>
<b>INDEX .....</b>	<b>55</b>

## Package Dimensions and Pin Locations

### PC Card Type II

Parameter	Value
Length	$3.370 \pm 0.008$ in ( $85.60 \pm 0.20$ mm)
Width	$2.126 \pm 0.004$ in ( $54.00 \pm 0.10$ mm)
Thickness: Type II (including label area)	0.196 in max. (5.00 mm max.)

Units: Inches (mm)



## Pin Assignments

PC Card Memory Mode			PC Card I/O Mode		
Pin Number	Signal Name	Pin Type	Pin Number	Signal Name	Pin Type
1	GND	Ground	1	GND	Ground
2	D03	I/O	2	D03	I/O
3	D04	I/O	3	D04	I/O
4	D05	I/O	4	D05	I/O
5	D06	I/O	5	D06	I/O
6	D07	I/O	6	D07	I/O
7	-CE1	I	7	-CE1	I
8	A10	I	8	A10	I
9	-OE	I	9	-OE	I
10	N/C		10	N/C	
11	A09	I	11	A09	I
12	A08	I	12	A08	I
13	N/C		13	N/C	
14	N/C		14	N/C	
15	-WE	I	15	-WE	I
16	RDY/-BSY	O	16	IREQ	O
17	VCC	Power	17	VCC	Power
18	N/C		18	N/C	
19	N/C		19	N/C	
20	N/C		20	N/C	
21	N/C		21	N/C	
22	A07	I	22	A07	I
23	A06	I	23	A06	I
24	A05	I	24	A05	I
25	A04	I	25	A04	I
26	A03	I	26	A03	I
27	A02	I	27	A02	I
28	A01	I	28	A01	I
29	A00	I	29	A00	I
30	D00	I/O	30	D00	I/O
31	D01	I/O	31	D01	I/O
32	D02	I/O	32	D02	I/O
33	WP	O	33	-IOIS16	O
34	GND	Ground	34	GND	Ground
35	GND	Ground	35	GND	Ground
36	-CD1	O	36	-CD1	O
37	D11	I/O	37	D11	I/O
38	D12	I/O	38	D12	I/O
39	D13	I/O	39	D13	I/O
40	D14	I/O	40	D14	I/O
41	D15	I/O	41	D15	I/O
42	-CE2	I	42	-CE2	I
43	-VS1	O	43	-VS1	O
44	-IORD	I	44	-IORD	I
45	-IOWR	I	45	-IOWR	I
46	N/C		46	N/C	
47	N/C		47	N/C	
48	N/C		48	N/C	

49	N/C		49	N/C	
50	N/C		50	N/C	
51	VCC	Power	51	VCC	Power
52	N/C		52	N/C	
53	N/C		53	N/C	
54	N/C		54	N/C	
55	N/C		55	N/C	
56	-CSEL	I	56	-CSEL	I
57	-VS2	O	57	-VS2	O
58	RESET	I	58	RESET	I
59	-WAIT	O	59	-WAIT	O
60	-INPACK	O	60	-INPACK	O
61	-REG	I	61	-REG	I
62	BVD2	I/O	62	-SPKR	I/O
63	BVD1	I/O	63	-STSCHG	I/O
64	D08	I/O	64	D08	I/O
65	D09	I/O	65	D09	I/O
66	D10	I/O	66	D10	I/O
67	-CD2	O	67	-CD2	O
68	GND	Ground	68	GND	Ground

**Signal Descriptions**

Signal Name	Dir	Pin	Description
BVD2 (PC Card Memory Mode)	I/O	62	This output line is always driven to a high state in Memory Mode since a battery is not required for this product.
-SPKR (PC Card I/O Mode)			This output line is always driven to a high state in I/O Mode since this product produces no audio.
-DASP (True IDE Mode)			In the True IDE Mode, this input/output is the Disk Active/Slave Present signal in the Master/Slave handshake protocol.
-CD1, -CD2 (PC Card Memory Mode)	O	36, 67	These Card Detect pins are connected to ground on the card. They are used by the host to determine that the card is fully inserted into the socket.
-CD1, -CD2 (PC Card I/O Mode)			This signal is the same as Memory Mode.
-CD1, -CD2 (True IDE Mode)			These signals are not used in IDE Mode.
D15-D00 (PC Card Memory Mode)	I/O	37, 38, 39, 40, 41, 66, 65, 64, 6, 5, 4, 3, 2, 32, 31, 30	These lines carry the data, commands, and host and the controller. D00 is the LSB of the LSB of the Odd Byte of the Word.
D15-D00 PC Card I/O Mode			This signal is the same as the PC Card Memory Mode signal.
D15-D00 (True IDE Mode)			In True IDE Mode, all Task File operations occur in byte mode on the low order bus D00-D07 while all data transfers are 16 bit using D00-D15.
-IOWR (PC Card Memory Mode)	I	45	This signal is not used in this mode.
-IOWR (PC Card I/O Mode)			The I/O Write strobe pulse is used to clock I/O data onto the data bus and into the card controller registers. The clocking occurs on the negative to positive edge of the signal (trailing edge).
-IOWR (True IDE Mode)			In True IDE Mode, this signal has the same function as in PC Card I/O Mode.
-IORD (PC Card Memory Mode)	I	44	This signal is not used in this mode.
-IORD (PC Card I/O Mode)			This is an I/O Read strobe generated by the host. This signal gates I/O data onto the bus from the card.
-IORD (True IDE Mode)			In True IDE Mode, this signal has the same function as in PC Card I/O Mode.
-WE (PC Card Memory Mode)	I	15	This is a signal driven by the host and used for strobing memory write data into the registers. It is also used for writing the configuration registers.
-WE (PC Card I/O Mode)			In PC Card I/O Mode, this signal is used for writing the configuration registers.
-WE (True IDE Mode)			In True IDE Mode, this input signal is not used and should be connected to VCC.

**Signal Descriptions (continued)**

Signal Name	Dir	Pin	Description
-OE (PC Card Memory Mode)	I	9	This is an Output Enable strobe generated by the host interface. It is used to read data from the card in Memory Mode and to read the CIS and configuration registers.
-OE (PC Card I/O Mode)			In PC Card I/O Mode, this signal is used to read the CIS and configuration registers.
-OE(-ATASEL) (True IDE Mode)			To enable True IDE Mode, this input should be grounded by the host.
RDY/-BSY (PC Card Memory Mode)	O	16	In Memory Mode, this signal is set high when the card is ready to accept a new data transfer operation and held low when the card is busy. The host memory card socket must provide a pull-up resistor. At power up and at reset, the RDY/-BSY signal is held low (busy) until the card completes its power up or reset function. No access of any type should be made to the card during this time. The RDY/-BSY signal is held high (disabled from being busy) when the card is powered up with RESET continuously disconnected or asserted high.
-IREQ (PC Card I/O Mode)			After the card has been configured for I/O operation, this signal is used as the active low interrupt request. This line is strobed low to generate a pulse mode interrupt or held low for a level mode interrupt.
INTRQ (True IDE Mode)			In True IDE Mode, this signal is the active high interrupt request to the host.
A10-A0 (PC Card Memory Mode)	I	8, 11, 12, 22, 23, 24, 25, 26, 27, 28, 29	These address lines along with the -REG signal are used to select the following: the I/O port address registers within the card, the memory mapped port address registers within the card, a byte in the card's information structure and the card's configuration control and status registers.
A10-A0 (PC Card I/O Mode)			This signal is the same as the PC Card Memory Mode signal.
A2-A0 (True IDE Mode)			In True IDE Mode only, A2:A0 are used to select the one of eight registers in the Task File. The remaining address lines should be grounded.
-CE1, -CE2 (PC Card Memory Mode Card Enable	I	7, 42	These input signals are used both to select the card and to indicate to the card whether a byte or a word operation is being performed. -CE2 always accesses the odd byte of the word. -CE1 accesses the even byte or the odd byte of the word depending on A0 and -CE2. A multiplexing scheme based on A0, -CE1, -CE2 allows 8-bit hosts to access all data on D0-D7.
-CE1, -CE2 (PC Card I/O Mode) Card Enable			This signal is the same as the PC Card Memory Mode signal.
-CS0, -CS1 (True IDE Mode)			In the True IDE Mode, -CS0 is the chip select for the task file registers while -CS2 is used to select the Alternate Status Register and the Device Control Register.

## Signal Descriptions (continued)

Signal Name	Dir	Pin	Description
-CSEL (PC Card Memory Mode)	I	56	This signal is not used for this mode.
-CSEL (PC Card I/O Mode)			This signal is not used for this mode.
-CSEL (True IDE Mode)			This internally pulled up signal is used to configure the card as a Master or a Slave. When the pin is grounded, the card is configured as a Master. When the pin is open, the card is configured as a Slave.
-REG (PC Card Memory Mode) Attribute Memory Select	I	61	This signal distinguishes between accesses to Common Memory (high) and Register Attribute Memory (low).
-REG (PC Card I/O Mode)			The signal must also be active (low) during I/O Cycles when the I/O address is on the bus.
-DMACK (True IDE Mode)			In True IDE Mode this input signal is used by host in response to DMARQ to initiate DMA transfers.
WP (PC Card Memory Mode) Write Protect	O	33	The card does not have a write protect switch; therefore, this signal is held low after the completion of the reset initialization sequence.
-IOIS16 (PC Card I/O Mode)			A low signal indicates that a 16 bit or odd byte only operation can be performed at the addressed port.
-IOIS16 (True IDE Mode)			Not defined in IDE Mode.
-INPACK (PC Card Memory Mode)	O	60	This signal is not used in this mode.
-INPACK (PC Card I/O Mode) Input Acknowledge			The Input Acknowledge signal is asserted by the card when it is selected and responding to an I/O read cycle at the address that is on the bus. The host uses this signal to control the enable of any input data buffers between the card and the host's CPU.
DMARQ (True IDE Mode)			In True IDE Mode this signal is asserted by the device when it is ready to transfer data to/from the host. Data direction is controlled by -IORD and -IOWR. This signal is used in a handshake manner with -DMACK.
BVD1 (PC Card Memory Mode)	I/O	63	This signal is asserted high as since a battery is not used with this product.
-STSCHG (PC Card I/O Mode) Status Changed			This signal is asserted low to alert the host to changes in the RDY-/BSY and Write Protect states. Its use is controlled by the Card Configuration and Status Register.
-PDIAG (True IDE Mode)			In True IDE Mode, this input/output signal is the Pass Diagnostic signal in the Master/Slave handshake protocol.

**Signal Descriptions (continued)**

Signal Name	Dir	Pin	Description
-WAIT (PC Card Memory Mode)	O	59	This signal is not used by the card, and is pulled up to VCC through a 4.7K ohm resistor.
-WAIT (PC Card I/O Mode)			This signal is not used by the card, and is pulled up to VCC through a 4.7K ohm resistor.
IORDY (True IDE Mode)			This signal is not used by the card, and is pulled up to VCC through a 4.7K ohm resistor.
GND (PC Card Memory Mode)	—	1, 34, 35, 68	Ground
GND (PC Card I/O Mode)			Ground
GND (True IDE Mode)			Ground
VCC (PC Card Memory Mode)	—	17, 51	+5 V or 3.3V power
VCC (PC Card I/O Mode)			+5 V or 3.3V power
VCC (True IDE Mode)			+5 V or 3.3V power
RESET (PC Card Memory Mode)	I	58	When RESET is high, this signal resets the card. The card is reset only at power up if this signal is left high or open from power-up. The card can also be reset when the soft reset bit in the Card Configuration Option Register is set.
RESET (PC Card I/O Mode)			This signal is the same as the PC Card Memory Mode signal.
-RESET (True IDE Mode)			In the True IDE Mode this input pin is the active low hardware reset from the host.
-VS1 -VS2 (PC Card Memory Mode)	O	43, 57	-VS1 is grounded, and -VS2 is not connected so that the card CIS can be read at either 3.3 volts or 5.0 volts.
-VS1 -VS2 (PC Card I/O Mode)			This signal is the same for all models.
-VS1 -VS2 (True IDE Mode)			This signal is not used in IDE Mode.

## Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on any pin w.r.t. Vss	Vin, Vout	-0.5 to VCC +0.5	V
Storage temperature range	Tstg	-65 to +150	°C

## Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit
Commercial operating temperature	Ta	0	25	70	°C
Industrial operating temperature	Ta	-40	—	85	°C
VCC voltage	VCC	4.75 3.18	5.0 3.3	5.25 3.465	V

## Performance

Parameter	Value
Data transfer rate to/from host	16.7 MBytes/s (burst)
Sustained read	up to 10 MBytes/s
Sustained write	up to 10 MBytes/s

## Reliability

Parameter	Value
Data write/erase endurance	2 million cycles min.
Data reliability	1 in $10^{14}$ bits, read
Data retention	10 years

## Environmental Characteristics

Parameter	Value
Shock	1K G, half-sine, 0.330 ms to 0.750 ms (per MIL-STD-202G Method 213B, Condition A)
Vibration	15 G 10Hz-2KHz (per MIL-STD-202G Method 204D 20 min/sweep, 12 sweeps/axis)
Humidity	85°C 95% RH, 5.5V, 500 hrs

## CHS Parameters

Capacity	C	H	S
128MB	980	8	32
256MB	980	16	32
512 MB	993	16	63
1GB	1986	16	63
2GB	3970	16	63
3GB	6022	16	63
4GB	7964	16	63
5GB	10038	16	63
6GB	12046	16	63
7GB	14054	16	63
8GB	16062	16	63
C = cylinders, H = heads, S = sectors/track			

**DC Characteristics-1**

(Ta=0 to 70°C for commercial temperature parts, -40 to 85°C for industrial temperature parts; VCC=3.3V +5% or -3.6%)

Symbol	Parameter	Min	Max	Unit	Notes
VIL	Input LOW Voltage	-0.3	+0.8	V	
VIH	Input HIGH Voltage	2.0	VCC +0.3	V	
VOL	Output LOW Voltage		0.45	V	at 4mA
VOH	Output HIGH Voltage	2.4		V	at 1mA
ICC	Current VCC=3.3V Sleep mode Operating Current		2 75*	mA mA	
ILI	Input Leakage Current		10	µA	
ILO	Output Leakage Current		1	µA	
Cl/O	Input/output Capacitance		25	pF	

\* The operating current is measured for the firmware with 2-way interleaving

**DC Characteristics-2**

(Ta=0 to 70°C for commercial temperature parts, -40 to 85°C for industrial temperature parts; VCC=5V ±5%)

Symbol	Parameter	Min	Max	Unit	Notes
VIL	Input LOW Voltage	-0.3	+0.8	V	
VIH	Input HIGH Voltage	2.0	VCC+0.3	V	
VOL	Output LOW Voltage		0.8	V	at 4mA
VOH	Output HIGH Voltage	2.4		V	at 1mA
ICC	Current, VCC=5.0V Sleep mode Operating mode		2 75*	mA mA	
ILI	Input Leakage Current		10	µA	
ILO	Output Leakage Current		2	µA	
CI/O	Input/output Capacitance		25	pF	

\* The operating current is measured for the firmware with 2-way interleaving


## AC Characteristics

(Ta=0 to 70°C for commercial temperature parts, -40 to 85°C for industrial temperature parts; VCC=5V ±5% or VCC=3.3V +5% or -3.6%)

### Attribute Memory Read AC Characteristics

Parameter	Symbol	IEEE Symbol	Min. (ns)	Max. (ns)
Read Cycle Time	tc(R)	tAVAV	250	
Address Access Time	ta(A)	tAVQV		250
Card Enable Access Time	ta(CE)	tELQV		250
Output Enable Access Time	ta(OE)	tGLQV		125
Output Disable Time from -CE	tdis(CE)	tEHQZ		100
Output Disable Time from -OE	tdis(OE)	tGHQZ		100
Address Setup Time	tsu(A)	tAVGL	30	
Output Enable Time from -CE	ten(CE)	tELQNZ	5	
Output Enable Time from -OE	ten(OE)	tGLQNZ	5	
Data Valid from Address Change	tv(A)	tAXQX	0	
Address Hold Time	th(A)	—	20	
-CE Setup Time	tsu(CE)	—	0	
-CE Hold Time	th(CE)	—	20	

### Attribute Memory Read Timings




**AC Characteristics (continued)****Attribute Memory Write AC Characteristics**

Parameter	Symbol	IEEE Symbol	Min. (ns)	Max. (ns)
Write Cycle Time	tc(W)	tAVAV	250	
Write Pulse Width	tw(WE)	tWLWH	150	
Address Setup Time	tsu(A)	tAVWL	30	
Address Setup Time (-WE)	tsu(A-WEH)	—	180	
-CE Setup Time (-WE)	tsu(CE-WEH)	—	180	
Data Setup Time (-WE)	tsu(D-WEH)	tDVWH	80	
Data Hold Time	th(D)	tWMDX	30	
Write Recovery Time	trec(WE)	tWMAX	30	
Output Disable Time (-WE)	tdis(WE)	—		100
Output Disable Time (-OE)	tdis(OE)	—		100
Output Enable Time (-WE)	ten(WE)	—	5	
Output Enable Time (-OE)	ten(OE)	—	5	
Output Enable Setup Time (-WE)	tsu(OE-WE)	—	10	
Output Enable Hold Time (-WE)	th(OE-WE)	—	10	
-CE Setup Time	tsu(CE)	—	0	
-CE Hold Time	th(CE)	—	20	

### AC Characteristics (continued)

#### Attribute Memory Write Timings




### AC Characteristics (continued)

#### Common Memory Read Timing Characteristics

Cycle Time Mode			250 ns		120 ns		100 ns		80 ns	
Parameter	Symbol	IEEE Symbol	Min. (ns)	Max. (ns)						
Output Enable Access Time	ta(OE)	tGLQV		125		60		50		45
Output Disable Time from OE	tdis(OE)	tGHQZ		100		60		50		45
Address Setup Time	tsu(A)	tAVGL	30		15		10		10	
Address Hold Time	th(A)	tGHAX	20		15		15		10	
CE Setup before OE	tsu(CE)	tELGL	0		0		0		0	
CE Hold following OE	th(CE)	tGHEH	20		15		15		10	
Wait Delay Falling from OE	tv(WT-OE)	tGLWTV		35		35		35		na
Data Setup for Wait Release	tv(WT)	tQVWTH		0		0		0		na
Wait Width Time	tw(WT)	tWTLWTH		350		350		350		na

#### Common Memory Read Timings




## AC Characteristics (continued)

### Common Memory Write Timing Characteristics

Cycle Time Mode			250 ns		120 ns		100 ns		80 ns	
Parameter	Symbol	IEEE Symbol	Min. (ns)	Max. (ns)						
Data Setup before WE	tsu(D-WEH)	tDVWH	80		50		40		30	
Data Hold following WE	th(D)	tWMDX	30		15		10		10	
WE Pulse Width	tw(WE)	tWLWH	150		70		60		55	
Address Setup Time	tsu(A)	tAVWL	30		15		10		10	
CE Setup before WE	tsu(CE)	tELWL	0		0		0		0	
Write Recovery Time	trec(WE)	tWMAX	30		15		15		15	
Address Hold Time	th(A)	tGHAX	20		15		15		15	
CE Hold following WE	th(CE)	tGHEH	20		15		15		10	
Wait Delay Falling from WE	tv(WT-WE)	tWLWTV		35		35		35		na
WE High from Wait Release	tv(WT)	tWTHWH	0		0		0		na	
Wait Width Time	tw(WT)	wWTLWTH		350		350		350		na

### Common Memory Write Timings




## AC Characteristics (continued)

### I/O Access Read AC Characteristics

Cycle Time Mode			250 ns		120 ns		100 ns		80 ns	
Parameter	Symbol	IEEE Symbol	Min. (ns)	Max. (ns)						
Data Delay after -IORD	td(IORD)	tIGLQV		100		50		50		45
Data Hold following -IORD	th(IORD)	tIGHQX	0		5		5		5	
-IORD Width Time	tw(IORD)	tIGLIGH	165		70		65		55	
Address Setup before -IORD	tsuA(IORD)	tAVIGL	70		25		25		15	
Address Hold following -IORD	thA(IORD)	tIGHAX	20		10		10		10	
-CE Setup before -IORD	tsuCE(IORD)	tELIGL	5		5		5		5	
-CE Hold following -IORD	thCE(IORD)	tIGHEH	20		10		10		10	
-REG Setup before -IORD	tsuREG(IORD)	tRGLIGL	5		5		5		5	
-REG Hold following -IORD	thREG(IORD)	tIGHRGH	0		0		0		0	

### I/O Access Read Timings




## AC Characteristics (continued)

### I/O Access Write AC Characteristics

Cycle Time Mode			250 ns		120 ns		100 ns		80 ns	
Parameter	Symbol	IEEE Symbol	Min. (ns)	Max. (ns)						
Data Setup before -IOWR	tsu(IOWR)	tDVIWH	60		20		20		15	
Data Hold following -IOWR	th(IOWR)	tIWHDX	30		10		5		5	
-IOWR Width Time	tw(IOWR)	tIWLIWH	165		70		65		55	
Address Setup before -IOWR	tsuA(IOWR)	tAVIWL	70		25		25		15	
Address Hold following -IOWR	thA(IOWR)	tIWHAX	20		20		10		10	
-CE Setup before -IOWR	tsuCE(IOWR)	tELIWL	5		5		5		5	
-CE Hold following -IOWR	thCE(IOWR)	tIWHEH	20		20		10		10	
-REG Setup before -IOWR	tsuREG(IOWR)	tRGILIWL	5		5		5		5	
-REG Hold following -IOWR	thREG(IOWR)	tIWHRGH	0		0		0		0	

### I/O Access Write Timings



**AC Characteristics (continued)****Register Access AC Characteristics for True IDE**


Parameter	Symbol	Mode0	Mode1	Mode2	Mode3	Mode4	Mode5	Mode6	Unit
Cycle time (min)	t0	600	383	330	180	120	100	80	ns
Address valid to -IORD/-IOWR (min) setup	t1	70	50	30	30	25	15	10	ns
-IORD/-IOWR pulse width 8bit (min)	t2	290	290	290	80	70	65	55	ns
-IORD/-IOWR recovery time (min)	t2i	—	—	—	70	25	25	20	ns
-IOWR data setup (min)	t3	60	45	30	30	20	20	15	ns
-IOWR data hold (min)	t4	30	20	15	10	10	5	5	ns
-IORD data setup (min)	t5	50	35	20	20	20	15	10	ns
-IORD data hold (min)	t6	5	5	5	5	5	5	5	ns
-IORD data tristate (max)	t6z	30	30	30	30	30	20	20	ns
Address valid to -IOCS16 assert. (max)	t7	90	50	40	n/a	n/a	n/a	n/a	ns
Address valid to -IOCS16 release (max)	t8	60	45	30	n/a	n/a	n/a	n/a	ns
-IORD/-IOWR to address valid hold	t9	20	15	10	10	10	10	10	ns

**AC Characteristics (continued)****PIO Mode Access AC Characteristics for True IDE**

Parameter	Symbol	Mode0	Mode1	Mode2	Mode3	Mode4	Mode5	Mode6	Unit
Cycle time (min)	t0	600	383	330	180	120	100	80	ns
Address valid to -IORD/-IOWR (min) setup	t1	70	50	30	30	25	15	10	ns
-IORD/-IOWR pulse width 8bit (min)	t2	290	290	290	80	70	65	55	ns
-IORD/-IOWR recovery time (min)	t2i	—	—	—	70	25	25	20	ns
-IOWR data setup (min)	t3	60	45	30	30	20	20	15	ns
-IOWR data hold (min)	t4	30	20	15	10	10	5	5	ns
-IORD data setup (min)	t5	50	35	20	20	20	15	10	ns
-IORD data hold (min)	t6	5	5	5	5	5	5	5	ns
-IORD data tristate (max)	t6z	30	30	30	30	30	20	20	ns
Address valid to -IOCS16 assert. (max)	t7	90	50	40	n/a	n/a	n/a	n/a	ns
Address valid to -IOCS16 release (max)	t8	60	45	30	n/a	n/a	n/a	n/a	ns
-IORD/-IOWR to address valid hold	t9	20	15	10	10	10	10	10	ns

### AC Characteristics (continued)

#### True IDE Mode Access Read/Write Timings




### AC Characteristics (continued)

#### Multiword DMA Mode Access AC Characteristics for True IDE

Parameter	Symbol	Mode 0	Mode 1	Mode 2	Mode 3	Mode 4	Unit
Cycle time (min)	$t_0$	480	150	120	100	80	ns
-IORD-IOWR Asserted Pulse (min)	$t_D$	215	80	70	65	55	ns
-IORD data access (max)	$t_E$	150	60	50	50	45	ns
-IORD data hold (min)	$t_F$	5	5	5	5	5	ns
-IORD/-IOWR data setup (min)	$t_G$	100	30	20	15	10	ns
-IOWR data hold (min)	$t_H$	20	15	10	5	5	ns
DMACK to - IORD/-IOWR setup (min)	$t_I$	0	0	0	0	0	ns
-IORD/-IOWR to DMACK hold (min)	$t_J$	20	5	5	5	5	ns
-IORD negated pulse width (max)	$t_{KR}$	50	50	25	25	20	ns
-IOWR negated pulse width (min)	$t_{KW}$	215	50	25	25	20	ns
-IORD to DMARQ delay (max)	$t_{LR}$	120	40	35	35	35	ns
-IOWR to DMARQ delay (max)	$t_{LW}$	40	40	35	35	35	ns

## AC Characteristics (continued)

### Multiword DMA Mode Access Read/Write Timings



## Host Access Specification

### Attribute Access Specifications

The CIS can be accessed by Byte/Word/Odd-byte modes which are defined by ATA PC Card standard specifications. The -REG signal must be asserted when accessing the CIS.

#### Attribute Read Access Mode

Function Mode	-Reg	-CE2	-CE1	A0	-OE	-WE	D15 – D8	D7 – D0
Standby Mode	x	H	H	x	x	x	High Z	High Z
Byte Access (8-bit)	L L	H H	L L	L H	L L	H H	High Z High Z	Even Byte Invalid
Word Access (16-bit)	L	L	L	x	L	H	Invalid	Even Byte
Odd Byte Access (8-bit)	L	L	H	x	L	H	Invalid	High Z


Legend: x = L or H

#### Attribute Write Access Mode

Function Mode	-Reg	-CE2	-CE1	A0	-OE	-WE	D15 – D8	D7 – D0
Standby Mode	x	H	H	x	x	x	Don't Care	Don't Care
Byte Access (8-bit)	L L	H H	L L	L H	H H	L L	Don't Care Don't Care	Even Byte Don't Care
Word Access (16-bit)	L	L	L	x	H	L	Don't Care	Even Byte
Odd Byte Access (8-bit)	L	L	H	x	H	L	Don't Care	Don't Care

Legend: x = L or H

#### Attribute Access Timing Example



## Task File Register Access Specifications

There are two cases of Task File register mapping, one is the mapped I/O address area, the other is mapped Memory address area. Task File register read and write operations are described in the following tables. The Task File register can be accessed by Byte/Word/Odd Byte mode, which is defined by PC Card standard specifications.

### I/O Address Map

#### Task File Register Read Access Mode

Mode	-Reg	-CE2	-CE1	A0	-IORD	-IOWR	-OE	-WE	D15 – D8	D7 – D0
Standby Mode	x	H	H	x	x	x	x	x	High Z	High Z
Byte Access (8 bit)	L L	H H	L L	L H	L L	H H	H H	H H	High Z High Z	Even Byte Odd Byte
Word Access (16-bit)	L	L	L	x	L	H	H	H	Odd Byte	Even Byte
I/O Inhibit	H	x	x	x	L	H	H	H	High-Z	High-Z
Odd Byte Access (8-bit)	L	L	H	x	L	H	H	H	Odd Byte	High-Z


Legend: x = L or H

#### Task File Register Write Access Mode

Mode	-Reg	-CE2	-CE1	A0	-IORD	-IOWR	-OE	-WE	D15 – D8	D7 – D0
Standby Mode	x	H	H	x	x	x	x	x	Don't Care	Don't Care
Byte Access (8 bit)	L L	H H	L L	L H	H H	L L	H H	H H	Don't Care Don't Care	Even Byte Odd Byte
Word Access (16-bit)	L	L	L	x	H	L	H	H	Odd Byte	Even Byte
I/O Inhibit	H	x	x	x	H	L	H	H	High-Z	High-Z
Odd Byte Access (8-bit)	L	L	H	x	H	L	H	H	Odd Byte	Don't Care

Legend: x = L or H

#### Task File Register Access Timing Example



## Memory Address Map

### Task File Register Read Access Mode

Mode	-Reg	-CE2	-CE1	A0	-IORD	-IOWR	-OE	-WE	D15 – D8	D7 – D0
Standby Mode	x	H	H	x	x	x	x	x	High Z	High Z
Byte Access (8 bit)	H H	H H	L L	L H	H H	H H	L L	H H	High Z High Z	Even Byte Odd Byte
Word Access (16-bit)	H	L	L	x	H	H	L	H	Odd Byte	Even Byte
Odd Byte Access (8-bit)	H	L	H	x	H	H	L	H	Odd Byte	High-Z


Legend: x = L or H

### Task File Register Write Access Mode

Mode	-Reg	-CE2	-CE1	A0	-IORD	-IOWR	-OE	-WE	D15 – D8	D7 – D0
Standby Mode	x	H	H	x	x	x	x	x	Don't Care	Don't Care
Byte Access (8 bit)	H H	H H	L L	L H	H H	H H	H H	L L	Don't Care Don't Care	Even Byte Odd Byte
Word Access (16-bit)	H	L	L	x	H	H	H	L	Odd Byte	Even Byte
Odd Byte Access (8-bit)	H	x	x	x	H	H	H	L	High-Z	High-Z

Legend: x = L or H

### Task File Register Access Timing Example



**True IDE Mode**

The card is configured in a True IDE mode of operation when the -OE input signal is asserted GND by the host at power up. In the True IDE mode, Attribute Registers are not accessible from the host. The data register is accessed in word (16-bit) mode at power up. The card permits 8-bit accesses if the host issues a Set Feature Command to put the device in 8-bit mode.

**True IDE Mode Read I/O Function**


Mode	-CE2	-CE1	A0 to A2	-IORD	-IOWR	D15 – D8	D7 – D0
Invalid Mode	L	L	x	x	x	High Z	High Z
Standby Mode	H	H	x	x	x	High Z	High Z
Data Register Access	H	L	0	L	H	Odd Byte	Even Byte
Alternate Status Access	L	H	6h	L	H	High Z	Status Out
Other Task File Access	H	L	1 - 7h	L	H	High Z	Data

**Legend:** x = L or H

**True IDE Write I/O Function**

Mode	-CE2	-CE1	A0 to A2	-IORD	-IOWR	D15 – D8	D7 – D0
Invalid Mode	L	L	x	x	x	Don't Care	Don't Care
Standby Mode	H	H	x	x	x	Don't Care	Don't Care
Data Register Access	H	L	0	H	L	Odd Byte	Even Byte
Alternate Status Access	L	H	6h	H	L	Don't Care	Control In
Other Task File Access	H	L	1-7h	H	L	Don't Care	Data

**Legend:** x = L or H

**True IDE Mode I/O Access Timing Example**

## **CIS Information (Typical)**

-----  
0000: Code 01, link 03  
D9 01 FF

-----  
Tuple CISTPL\_DEVICE (01), length 3 (03) at offset 0  
Device type is FUNCSPEC  
Device speed is 250ns  
Write protect switch is not in control  
Device size is 2K bytes

-----  
0005: Code 1C, link 04  
03 D9 01 FF

-----  
Tuple CISTPL\_DEVICE\_OC (1C), length 4 (04) at offset 5  
Device conditions: minimum cycle with WAIT at Vcc = 3.3V  
Device type is FUNCSPEC  
Device speed is 250ns  
Write protect switch is not in control  
Device size is 2K bytes

-----  
000B: Code 18, link 02  
DF 01

-----  
Tuple CISTPL\_JEDEC\_C (18), length 2 (02) at offset B  
Device 0 JEDEC id: Manufacturer DF, ID 01

-----  
000F: Code 20, link 04  
4D 01 00 01

-----  
Tuple CISTPL\_MANFID (20), length 4 (04) at offset F  
Manufacturer # 0x014D hardware rev 1.00

-----  
0015: Code 15, link 13  
04 01 53 54 49 00 46 6C 61 73 68 20 37 2E 30 2E  
30 00 FF

-----  
Tuple CISTPL\_VERS\_1 (15), length 19 (13) at offset 15  
Major version 4, minor version 1  
Product Information:  
Manufacturer: "STI"  
Product name: "Flash X.Y.Z"

-----  
002A: Code 21, link 02  
04 01

-----  
Tuple CISTPL\_FUNCID (21), length 2 (02) at offset 2A  
Function code 04 (Fixed Disk), system init 01

-----  
002E: Code 22, link 02  
01 01

-----  
Tuple CISTPL\_FUNCE (22), length 2 (02) at offset 2E  
This is an PC Card ATA Disk

-----  
0032: Code 22, link 03  
02 0C 0F

-----  
Tuple CISTPL\_FUNCE (22), length 3 (03) at offset 32  
Vpp is not required  
This is a silicon device  
Identify Drive Model/Serial Number is guaranteed unique  
Low-Power Modes supported: Sleep Standby Idle  
Drive automatically minimizes power  
All modes include 3F7 or 377  
Index bit is not supported  
-IOIS16 is unspecified in Twin configurations

0037: Code 1A, link 05

01 03 00 02 0F

Tuple CISTPL\_CONFIG (1A), length 5 (05) at offset 37

Last valid configuration index is 3

Configuration Register Base Address is 200

Configuration Registers Present:

    Configuration Option Register at 200

    Card Configuration and Status Register at 202

    Pin Replacement Register at 204

    Socket and Copy Register at 206

003E: Code 1B, link 08

C0 C0 A1 01 55 08 00 20

Tuple CISTPL\_CFTABLE\_ENTRY (1B), length 8 (08) at offset 3E

Configuration Table Index is 00 (default)

Interface type is Memory

BVDs not active, WP not active, RdyBsy active

Wait signal support required

Vcc Power Description:

    Nom V = 5.0 V

    map 2048 bytes of memory to card address 0

Miscellaneous Features:

    Max Twins 0, -Audio, -ReadOnly, +PowerDown

0048: Code 1B, link 06

00 01 21 B5 1E 4D

Tuple CISTPL\_CFTABLE\_ENTRY (1B), length 6 (06) at offset 48

Configuration Table Index is 00

Vcc Power Description:

    Nom V = 3.30 V

    Peak I = 45.0 mA

0050: Code 1B, link 0A

C1 41 99 01 55 64 F0 FF FF 20

Tuple CISTPL\_CFTABLE\_ENTRY (1B), length 10 (0A) at offset 50

Configuration Table Index is 01 (default)

Interface type is I/O

BVDs not active, WP not active, RdyBsy active

Wait signal support not required

Vcc Power Description:

    Nom V = 5.0 V

Decode 4 I/O lines, bus size 8 or 16

IRQ may be shared, pulse and level mode interrupts are supported

    Interrupts in mask FFFF are supported

Miscellaneous Features:

    Max Twins 0, -Audio, -ReadOnly, +PowerDown

005C: Code 1B, link 06

01 01 21 B5 1E 4D

Tuple CISTPL\_CFTABLE\_ENTRY (1B), length 6 (06) at offset 5C

Configuration Table Index is 01

Vcc Power Description:

    Nom V = 3.30 V

    Peak I = 45.0 mA

0064: Code 1B, link 0F C2 41 99 01 55 EA 61 F0 01 07 F6 03 01 EE 20 ----- Tuple CISTPL_CFTABLE_ENTRY (1B), length 15 (0F) at offset 64 Configuration Table Index is 02 (default) Interface type is I/O BVDs not active, WP not active, RdyBsy active Wait signal support not required Vcc Power Description: Nom V = 5.0 V Decode 10 I/O lines, bus size 8 or 16 I/O block at 01F0, length 8 I/O block at 03F6, length 2 IRQ may be shared, pulse and level mode interrupts are supported Only IRQ14 is supported Miscellaneous Features: Max Twins 0, -Audio, -ReadOnly, +PowerDown	007D: Code 1B, link 0F C3 41 99 01 55 EA 61 70 01 07 76 03 01 EE 20 ----- Tuple CISTPL_CFTABLE_ENTRY (1B), length 15 (0F) at offset 7D Configuration Table Index is 03 (default) Interface type is I/O BVDs not active, WP not active, RdyBsy active Wait signal support not required Vcc Power Description: Nom V = 5.0 V Decode 10 I/O lines, bus size 8 or 16 I/O block at 0170, length 8 I/O block at 0376, length 2 IRQ may be shared, pulse and level mode interrupts are supported Only IRQ14 is supported Miscellaneous Features: Max Twins 0, -Audio, -ReadOnly, +PowerDown
0075: Code 1B, link 06 02 01 21 B5 1E 4D ----- Tuple CISTPL_CFTABLE_ENTRY (1B), length 6 (06) at offset 75 Configuration Table Index is 02 Vcc Power Description: Nom V = 3.30 V Peak I = 45.0 mA	008E: Code 1B, link 06 03 01 21 B5 1E 4D ----- Tuple CISTPL_CFTABLE_ENTRY (1B), length 6 (06) at offset 8E Configuration Table Index is 03 Vcc Power Description: Nom V = 3.30 V Peak I = 45.0 mA
----- 0096: Code 14, link 00 ----- Tuple CISTPL_NO_LINK (14), length 0 (00) at offset 96 ----- 0098: Code FF ----- Tuple CISTPL_END (FF) at offset 98	----- 0096: Code 14, link 00 ----- Tuple CISTPL_NO_LINK (14), length 0 (00) at offset 96 ----- 0098: Code FF ----- Tuple CISTPL_END (FF) at offset 98

## Configuration Register Specification

This card supports four configuration registers for the purpose of the configuration and observation of the card. These registers can be used in memory card mode and I/O card mode. In True IDE mode, these registers cannot be used.

### Configuration Option Register

This register is used to configure and observe the status of the card, and to issue soft resets to it.

Bit	7	6	5	4	3	2	1	0
Address	200h							
Field	SRESET	LevlREQ	INDEX					
Initial Value	00h							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bits	Name	R/W	Function
7	SRESET	R/W	1 = places the card in the reset state. This operation is equal to a hard reset, except this bit is not cleared.
6	LevlREQ	R/W	0 = pulse mode interrupt is selected. 1 = level mode interrupt is selected.
5:0	INDEX	R/W	These bits are used to select the operation mode of the card (see the table below). At power on, hard reset, and soft reset, this data is "000000" for memory card interface recognition and access to CIS.

INDEX Bit						Card Mode	Task File Register Address Mapping Mode	
5	4	3	2	1	0			
0	0	0	0	0	0	Memory Card	0h to Fh, 400h to 7FFh Memory Mapped	
0	0	0	0	0	1	I/O Card	xx0h to xxFh Contiguous I/O Mapped	
0	0	0	0	1	0	I/O Card	1F0h to 1F7h, 3F6h to 3F7h Primary I/O Mapped	
0	0	0	0	1	1	I/O Card	170h to 177h, 376h to 377h Secondary I/O Mapped	

## Configuration and Status Register

This register is used for observing the card state.

Bit	7	6	5	4	3	2	1	0
Address	202h							
Field	Changed	SigChg	IOIS8	-XE	Audio	PWR	Int	0
Initial Value	0Ch							
R/W	R	R/W	R/W	R/W	R/W	R/W	R	0

Bits	Name	R/W	Function
7	CHGED	R	This bit indicates that CRDY/-BSY bit on Pin Replacement register is set to 1. 1 = the -STSCHG pin is held low if the SIGCHG bit is also set to 1 and the card configured for the I/O interface.
6	SIGCHG	R/W	This bit is set or reset by the host for enabling and disabling the status change signal (-STSCHG pin). 1 and the card is configured to I/O card interface = the -STSCHG pin is controlled by CHGED bit. 0 = the -STSCHG pin is kept high when the card is configured for I/O.
5	IOIS8	R/W	The host sets this field to 1 when it can provide I/O cycles only with an 8 bit data bus (D7 to D0).
4	N/A	N/A	N/A
3	N/A	N/A	N/A
2	PWD	R/W	1 = the card enters sleep state (power down mode). When this bit is reset to 0, the card transfers to idle state (active mode).
1	INTR	R	This bit indicates the internal state of the interrupt request. The bit is available whether the I/O card interface has been configured or not. This signal remains true until the condition which caused the interrupt request has been serviced. If interrupts are disabled by the -IEN bit in the Device Control Register, this bit is a zero.
0	N/A	N/A	N/A

## **Pin Replacement Register**

This register is used for providing the signal state of -IREQ when the card is configured as the I/O card interface.

Bit	7	6	5	4	3	2	1	0
<b>Address</b>	204h							
<b>Field</b>	0	0	CRDY/-BSY	CWProt	1	1	RRDY/-BSY	RWProt
<b>Initial Value</b>	0Ch							
<b>R/W</b>	x	x	R/W	R	x	x	R/W	R

Bits	Name	R/W	Function
5	CRDY/-BSY	R/W	This bit is set to 1 when the RRDY/-BSY bit changes state. This bit may also be written by the host.
4	CWProt	R	This bit is set to 1 when the RWProt changes state. This bit may also be written by the host.
1	RRDY/-BSY	R/W	This bit is used to determine the internal state of the RDY/BSY signal. This bit may be used to determine the state of the Ready/Busy as this pin has been reallocated for use as interrupt request on an I/O card.
0	RWProt	R	This bit indicates the write protect status. When set, indicates write protect. When cleared, indicates that write is enabled.

## **Socket and Copy Register**

This read/write register is used to identify the card from other cards. This register should be set by the host before this card's Configuration Option register is set.

Bit	7	6	5	4	3	2	1	0
<b>Address</b>	206h							
<b>Field</b>	0	0	0	DRV#	1	1	0	0
<b>Initial Value</b>	0Ch							
<b>R/W</b>	x	x	x	R/W	x	x	x	x

Bits	Name	R/W	Function
4	DRV#	R/W	These fields are used to configure multiple cards. When the host configures multiple cards, the card's copy number is written in this field. In this way, the host can perform the card's master/slave organization.

## Task File Register Specification

These registers are used for reading and writing data to the card. These registers are mapped four types by the configuration of INDEX in Configuration Option register. A fifth mapping, True IDE, is configured at power up if -OE is held low.

### Memory Map (INDEX=0)

-REG	A10	A9 - A4	A3	A2	A1	A0	Offset	-OE=L	-WE=L
1	0	X	0	0	0	0	0	Data register	Data register
1	0	X	0	0	0	1	1	Error register	Feature register
1	0	X	0	0	1	0	2	Sector Count register	Sector Count register
1	0	X	0	0	1	1	3	Sector No. register	Sector No. register
1	0	X	0	1	0	0	4	Cylinder Low register	Cylinder Low register
1	0	X	0	1	0	1	5	Cylinder High register	Cylinder High register
1	0	X	0	1	1	0	6	Drive Head register	Drive Head register
1	0	X	0	1	1	1	7	Status register	Command register
1	0	X	1	1	0	0	8	Dup. Even RD Data reg.	Dup. Even WR Data reg.
1	0	X	1	1	0	1	9	Dup. Odd RD Data reg.	Dup. Odd WR Data reg.
1	0	X	1	1	0	1	D	Dup. Error register	Dup. Feature register
1	0	X	1	1	1	0	E	All Status register	Device Ctl register
1	0	X	1	1	1	1	F	Drive Address register	Reserved
1	1	X	X	X	X	0	8	Even Data register	Even Data register
1	1	X	X	X	X	1	9	Odd Data register	Odd Data register

### Contiguous I/O Map (INDEX=1)

-REG	A10 – A4	A3	A2	A1	A0	Offset	-OE=L	-WE=L
0	X	0	0	0	0	0	Data register	Data register
0	X	0	0	0	1	1	Error register	Feature register
0	X	0	0	1	0	2	Sector Count register	Sector Count register
0	X	0	0	1	1	3	Sector No. register	Sector No. register
0	X	0	1	0	0	4	Cylinder Low register	Cylinder Low register
0	X	0	1	0	1	5	Cylinder High register	Cylinder High register
0	X	0	1	1	0	6	Drive Head register	Drive Head register
0	X	0	1	1	1	7	Status register	Command register
0	X	1	0	0	0	8	Dup. Even RD Data reg.	Dup. Even WR Data reg.
0	X	1	0	0	1	9	Dup. Odd RD Data reg.	Dup. Odd WR Data reg.
0	X	1	1	0	1	D	Dup. Error register	Dup. Feature register
0	X	1	1	1	0	E	All Status register	Device Ctl register
0	X	1	1	1	1	F	Drive Address register	Reserved

### Contiguous I/O Map (INDEX=2)

-REG	A10	A9 - A4	A3	A2	A1	A0	-ORD=L	IOWR=L
0	X	1Fh	0	0	0	0	Data register	Data register
0	X	1Fh	0	0	0	1	Error register	Feature register
0	X	1Fh	0	0	1	0	Sector Count register	Sector Count register
0	X	1Fh	0	0	1	1	Sector No. register	Sector No. register
0	X	1Fh	0	1	0	0	Cylinder Low register	Cylinder Low register
0	X	1Fh	0	1	0	1	Cylinder High register	Cylinder High register
0	X	1Fh	0	1	1	0	Drive Head register	Drive Head register
0	X	1Fh	0	1	1	1	Status register	Command register
0	X	1Fh	0	1	1	0	Alt Status register	Device Ctl register
0	X	1Fh	0	1	1	1	Drive Address register	Reserved

### Secondary I/O Map (INDEX=3)

-REG	A10	A9 - A4	A3	A2	A1	A0	-ORD=L	IOWR=L
0	X	17Fh	0	0	0	0	Data register	Data register
0	X	17Fh	0	0	0	1	Error register	Feature register
0	X	17Fh	0	0	1	0	Sector Count register	Sector Count register
0	X	17Fh	0	0	1	1	Sector No. register	Sector No. register
0	X	17Fh	0	1	0	0	Cylinder Low register	Cylinder Low register
0	X	17Fh	0	1	0	1	Cylinder High register	Cylinder High register
0	X	17Fh	0	1	1	0	Drive Head register	Drive Head register
0	X	17Fh	0	1	1	1	Status register	Command register
0	X	37Fh	0	1	1	0	Alt Status register	Device Ctl register
0	X	37Fh	0	1	1	1	Drive Address register	Reserved

### True IDE Mode I/O Map (-OE held low at power up)

-CE2	-CE1	A2	A1	A0	-IORD=0	IOWR=0
1	0	0	0	0	Data register	Data register
1	0	0	0	1	Error register	Feature register
1	0	0	1	0	Sector Count register	Sector Count register
1	0	0	1	1	Sector No. register	Sector No. register
1	0	1	0	0	Cylinder Low register	Cylinder Low register
1	0	1	0	1	Cylinder High register	Cylinder High register
1	0	1	1	0	Drive Head register	Drive Head register
1	0	1	1	1	Status register	Command register
0	1	1	1	0	Alt Status register	Device Ctl register
0	1	1	1	1	Drive Address register	Reserved

## Data Register

The Data Register is a 16-bit read/write register used for transferring data between the card and the host. This register can be accessed in word mode and byte mode.

Bit	15	14	13	12	11	10	9	8
Field	D0	D1	D2	D3	D4	D5	D6	D7
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0
Field	D8	D9	D10	D11	D12	D13	D14	D15
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

## Error Register

The Error Register is a read-only register that is used for analyzing an error. This register is valid when the BSY bit in the Status register and Alternate Status register are set to "0" (Ready).

Bit	7	6	5	4	3	2	1	0
Field	BBK	UNC	0	IDNF	0	ABRT	0	AMNF
R/W	R	R	R	R	R	R	R	R

Bits	Name	R/W	Function
7	Bad Block Detected (BBK)	R	This bit is set when a bad block is detected in requested ID field—not supported
6	Data ECC Error (UNC)	R	This bit is set when an Uncorrectable error has occurred when reading the card.
4	ID Not Found (IDNF)	R	The requested sector ID is in error or cannot be found.
2	Aborted Command (ABRT)	R	Drive status error or aborted invalid command
0	Address Mark Not Found (AMNF)	R	This bit is set in case of a general error.

Diagnostic Code	Function
01h	No error detected
02h	Formatting error
03h	Sector buffer error
04h	ECC error
05h	Microprocessor error
8xh	Drive 1 failed (not used)

**Feature Register**

This write-only register provides information regarding the features of the card which the host wishes to utilize. See details under the SET FEATURES command on page 50.

Bit	7	6	5	4	3	2	1	0
Field	Feature Byte							
R/W	W	W	W	W	W	W	W	W

**Sector Count Register**

This register contains the numbers of sectors of data requested to be transferred on a read or write operation between the host and the card. If the value in the register is 0, a count of 256 sectors is indicated.

Bit	7	6	5	4	3	2	1	0
Field	Sector Count Byte							

**Sector Number Register**

When the LBA bit in the Drive/Head register is 0, this register contains the starting sector number for any media access. When the LBA bit is set to 1, this register contains bits 7:0 of the LBA for any media access.

Bit	7	6	5	4	3	2	1	0
Field	Sector Number Byte or bits 7:0 of the LBA							

**Cylinder Low Register**

In CHS mode (LBA=0), this register contains the low-order bits of the starting cylinder address. In LBA mode, it contains bits 15:8 of the LBA.

Bit	7	6	5	4	3	2	1	0
Field	Cylinder Low Byte or bits 15:8 of the LBA							

## Cylinder High Register

In CHS mode (LBA=0), this register contains the high-order bits of the starting cylinder address. In LBA mode, it contains bits 23:16 of the LBA.

Bit	7	6	5	4	3	2	1	0
Field	Cylinder High Byte or bits 23:16 of the LBA							

## Drive/Head Register

This register selects the device address translation (CHS or LBA) and provides head address (CHS) or high-order address bits 27:24 for LBA.

Bit	7	6	5	4	3	2	1	0
Field	1	LBA	1	DRV	Head No. or bits 27:24 of the LBA			

Bits	Name	Function
7	1	This bit is set to 1.
6	LBA	LBA is a flag to select either Cylinder/Head/Sector (CHS) or Logical Block Address (LBA) mode. When LBA=0, CHS mode is selected. 1 = LBA mode is selected. In LBA mode, the Logical Block Address is interrupted as follows: LBA07-LBA00: Sector Number Register D7-D0 LBA15-LBA08: Cylinder Low Register D7-D0 LBA23-LBA16: Cylinder High Register D7-D0 LBA27-LBA24: Drive/Head Register bits HS3-HS0
5	1	This bit is set to 1.
4	DRV	This bit is used for selecting the Master (Card 0) and Slave (Card 1) in Master/Slave organization. The card is set to be Card 0 or 1 by using DRV# of the Socket and Copy register.
3 - 0	Head Number (HS3 - HS0)	These bits select the Head number. Bit 3 is MSB. In LBA mode, these bits represent the LBA address 27:24.

## **Status Register**

This read-only register indicates status of a command execution. When the BSY bit is “0”, the other bits are valid; when the BSY bit is “1”, the other bits are not valid. When the register is read, the interrupt (-IREQ pin) is cleared.

Bit	7	6	5	4	3	2	1	0
Field	BSY	DRDY	DWF	DSC	DRQ	CORR	IDX	ERR
R/W	R	R	R	R	R	R	R	R

Bits	Name	R/W	Function
7	Busy (BSY)	R	This bit is set when the card internal operation is executing. 1 = other bits in this register are invalid.
6	Drive ReadY (DRDY)	R	This bit and DSC bit are set to 1 = the card can receive the read and write or seek requests. 0 = the card prohibits these requests. On error, DRDY changes only after the host reads the Status Register.
5	Drive Write Fault (DWF)	R	This bit is set if a fault occurs during the write process.
4	Drive Seek Complete (DSC)	R	This bit is set when the requested sector was found.
3	Data Request (DRQ)	R	This bit is set when information can be transferred between the host and data register.
2	Corrected Data (CORR)	R	This bit is set when a correctable data error has occurred and the data has been corrected.
1	Index (IDX)	R	This bit is always set to 0.
0	Error (ERR)	R	This bit is set when the previous command has ended in some type of error. The error information is set in the Error register.

## **Alternate Status Register**

This register is the same as the Status register, except that -IREQ is not negated when data is read.

## **Command Register**

This write-only register is used for writing the command that executes the card’s operation. The command code is written in the command register after its parameters are written in the Task File during the card ready state. See details under the ATA Command Specifications on page 46.

## Device Control Register

This write-only register is used for controlling the interrupt request and issuing an ATA soft reset to the card.

Bit	7	6	5	4	3	2	1	0
Field	x	x	x	x	1	SRST	nIEN	0
R/W	W	W	W	W	W	W	W	W

Bits	Name	R/W	Function
7 – 4	X	W	Don't Care
3	1	W	This bit is set to 1.
2	Software Reset (RST)	W	1 = forces the card to perform an AT disk control soft reset operation.
1	Interrupt Enable (nIEN)	W	0 = enables interrupts to the host (using the -IREQ tri-state pin). 1 (inactive) or drive is not selected = all pending interrupts (-IREQ in high-Z) are disabled. This bit is ignored in memory mode.
0	0	W	This bit is set to 0.

## Drive Address Register

This read-only register is used for confirming the card's status. This register is provided for compatibility with the AT disk drive interface and it is not recommended that this register be mapped into the host's I/O space because of potential conflicts on bit 7.

Bit	7	6	5	4	3	2	1	0
Field	High-Z	nWTG	nHS3	nHS2	nHS1	nHS0	nDS1	nDS0
R/W	R	R	R	R	R	R	R	R

Bits	Name	R/W	Function
7	High-Z	R	This bit is not used.
6	nWTG (WriTing Gate)	R	This bit is not used.
5 - 2	nHS3-0 (Head Select 3-0)	R	These bits are the negative value of the Head Select bits (bit 3 to 0) in the Drive/Head register
1	nDS1 (Drive Select 1)	R	0 = drive 1 is active and selected.
0	nDS0 (Drive Select 0)	R	0 = drive 0 is active and selected.

## ATA Command Specifications

No.	Command Set	Code	FR	SC	SN	CY	DR	HD	LBA
1	Check Power Mode	E5h or 98h	—	Y	—	—	Y	—	—
2	Execute Drive Diagnostic	90h	—	—	—	—	Y**	—	—
3	Erase Sector(s)	C0h	—	Y	Y	Y	Y	Y	Y
4	Format Track	50h	—	Y	—	Y	Y	Y	Y
5	Identify Drive	ECh	Y	—	—	—	Y	—	—
6	Idle	E3h or 97h	—	Y	—	—	Y	—	—
7	Idle Immediate	E1h or 95h	—	—	—	—	Y	—	—
8	Initialize Drive Parameters	91h	—	Y	—	—	Y	Y	—
9	NOP	00h	—	—	—	—	—	Y	—
10	Read Buffer	E4h	—	—	—	—	Y	—	—
11	Read DMA	C8h	—	Y	Y	Y	Y	Y	Y
12	Read Multiple	C4h	—	Y	Y	Y	Y	Y	Y
13	Read Long Sector	22h or 23h	—	—	Y	Y	Y	Y	Y
14	Read Sector(s)	20h or 21h	—	Y	Y	Y	Y	Y	Y
15	Read Verify Sector(s)	40h or 41h	—	Y	Y	Y	Y	Y	Y
16	Recalibrate	1Xh	—	—	—	—	Y	—	—
17	Request Sense	03h	—	—	—	—	Y	—	—
18	Seek	7Xh	—	—	Y	Y	Y	Y	Y
19	Set Features	EFh	—	Y	Y	Y	Y	Y	—
20	Set Multiple Mode	C6h	—	Y	—	—	Y	—	—
21	Set Sleep Mode	E6h or 99h	—	—	—	—	Y	—	—
22	Stand By	E2h or 96h	—	Y	—	—	Y	—	—
23	Stand By Immediate	E0h or 94h	—	—	—	—	Y	—	—
24	Translate Sector	87h	—	Y	Y	Y	Y	Y	Y
25	Wear Level	F5h	—	—	—	—	Y	Y	—
26	Write Buffer	E8h	—	—	—	—	Y	—	—
27	Write DMA	CAh	—	Y	Y	Y	Y	Y	Y
28	Write Long Sector	32h or 33h	—	Y	Y	Y	Y	Y	Y
29	Write Multiple	C5h	—	Y	Y	Y	Y	Y	Y
30	Write Multiple w/o Erase	CDh	—	Y	Y	Y	Y	Y	Y
31	Write Sector(s)	30h or 31h	—	Y	Y	Y	Y	Y	Y
32	Write Sector(s) w/o Erase	38h	—	Y	Y	Y	Y	Y	Y
33	Write Verify	3Ch	—	Y	Y	Y	Y	Y	Y

Legend:

LBA = Logical Block Address Mode Supported

FR = Features register

Y = Valid bit , “—” = N/A

SC = Sector Count register (00h to FFh)

\*\* Address to drive 0. Both drives execute command.

SN = Sector Number register (01h to 20h)

DR = Drive bit of Drive/Head register

CY = Cylinder registers

HD = Head no. (0 to 3) of Drive/Head register

**Check Power Mode (code: E5h or 98h)**

This command checks the power mode.

**Execute Drive Diagnostic (code: 90h)**

This command performs the internal diagnostic tests implemented by the card. See the Error register on page 40 for dianostic codes.

**Erase Sector(s) (code: C0h)**

This command is used to pre-erase and condition data sectors in advance.

**Format Track (code: 50h)**

This command writes the desired head and cylinder of the selected drive with a vender unique data pattern (typically 00h or FFh). This card accepts a sector buffer of data from the host to follow the command with the same protocol as the Write Sector Command although the information in the buffer is not used.

**Identify Drive (code: ECh)**

This command lets the host receive parameter information from the card (see the following table).

Word Address	Data	Total Bytes	Description
0	848AH	2	Value fixed by CFA (value=044AH for versions with the -F suffix)
1	XXXXH	2	Default number of cylinders
2	0000H	2	Reserved
3	00XXH	2	Default number of heads
4	XXXXH	2	Do not use this word. Before retirement, was number of unformatted bytes per track
5	XXXXH	2	Do not use this word. Before retirement, was number of unformatted bytes per sector
6	XXXXH	2	Default number of sectors per track
7 - 8	XXXXH	4	Number of sectors per card (word 7 = MSW, word 8 = LSW)
9	0000H	2	Reserved
10 - 19	XXXXH	20	Serial Number (see table next page for definition)
20	XXXXH	2	Do not use this word. Before retirement, was buffer type
21	XXXXH	2	Do not use this word. Before retirement, was buffer size in 512 byte increments
22	0004H	2	# of ECC bytes passed on Read/Write Long commands
23 - 46	XXXXH	48	Firmware revision and model number in ASCII (see table on the next page)
47	0001H	2	Maximum of 1 sector on Read/Write Multiple command
48	0000H	2	Double Word not supported
49	0300H	2	DMA supported, LBA supported
50	0000H	2	Reserved
51	0200H	2	PIO data transfer cycle timing mode
52	0000H	2	Single word DMA data transfer cycle timing mode (not supported)
53	0003h	2	Words 54 - 58 and 64 - 70 are valid
54	XXXXH	2	Number of Current Cylinders
55	XXXXH	2	Number of Current Heads
56	XXXXH	2	Number of Current Sectors Per Track
57	XXXXH	2	LSW of the Current Capacity in Sectors
58	XXXXH	2	MSW of the Current Capacity in Sectors
59	010XH	2	Current Setting for Block Count=1 for R/W Multiple commands
60 - 61	XXXXH	4	Total number of sectors addressable in LBA Mode
62	0000H	2	Single word DMA transfer not supported

63	0407H	2	Multiword DMA modes supported
64	0003H	2	Advanced PIO modes supported (modes 3 and 4)
65	0078H	2	Minimum multiword DMA transfer cycle time per word (ns)
66	0078H	2	Recommended multiword DMA transfer cycle time per word (ns)
67	0078H	2	Minimum PIO transfer without flow control
68	0078H	2	Minimum PIO transfer with IORDY flow control
69 - 255	0000H	388	Reserved

XXXXH = These values depend on the specific card.

Serial Number Format (typical): Words 10-19						
SimpleTech Proprietary	Yr	Day	Hr	Min	Sec	
STI_J13C0	04	224	09	27	50	
Firmware Revision: Words 23-26						
mm/dd/yy						
Model Number: Words 27-46						
STI Flash X.Y.Z						

### **Idle (code: E3h or 97h)**

This command causes the card to set BSY, enter the Idle mode, clear BSY, and generate an interrupt. If the sector count is non-zero, automatic power down mode is enabled. If the sector count is zero, the automatic power down mode is disabled.

### **Idle Immediate (code: E1h or 95h)**

This command causes the card to set BSY, enter the Idle (Read) mode, clear BSY, and generate an interrupt.

### **Initialize Drive Parameters (code: 91h)**

This command enables the host to set the number of sectors per track and the number of heads per cylinder.

### **Read Buffer (code: E4h)**

This command enables the host to read the current contents of the card's sector buffer.

### **Read DMA (code: C8h)**

This command is the sector read command used for Multiword DMA transfer.

### **Read Multiple (code: C4h)**

This command performs similarly to the Read Sectors command. Interrupts are not generated on each sector, but on the transfer of a block which contains the number of sectors defined by a Set Multiple command.

### **Read Long Sector (code: 22h or 23h)**

This command performs similarly to the Read Sector(s) command except that it returns 516 bytes of data instead of 512 bytes.

### **Read Sector(s) (code: 20h or 21h)**

This command reads from 1 to 256 sectors as specified in the Sector Count register. A sector count of 0 requests 256 sectors. The transfer begins at the sector specified in the Sector Number register.

**Read Verify Sector(s) (code: 40h or 41h)**

This command verifies one or more sectors on the card by transferring data from the flash media to the data buffer in the card and verifying that the ECC is correct. This command is identical to the Read Sectors command, except that DRQ is never set and no data is transferred to the host.

**Recalibrate (code: 1Xh)**

The card performs only the interface timing and register operations. When this command is issued, the card sets BSY and waits for an appropriate length of time, after which it clears BSY and issues an interrupt. When this command ends normally, the card is initialized.

**Request Sense (code: 03h)**

This command requests an extended error code after a command ends with an error (see the following table).

Code	Description
00H	No error detected
01H	Self test OK (no error)
09H	Miscellaneous Error - N/A
20H	Invalid Command
21H	Invalid Address (requested Head or Sector invalid)
2FH	Address Overflow (address too large)
35H, 36H	Supply or generate Voltage Out of Tolerance
11H	Uncorrectable ECC Error
18H	Correctable ECC Error - N/A
05H, 30H-34H, 37H, 3EH	Self Test Diagnostic Failed
10H, 14H	ID Not Found - N/A
3AH	Spare Sectors Exhausted
1FH	Data Transfer Error / Aborted Command
0CH, 38H, 3BH, 3CH, 3FH	Corrupted Media Format - N/A
03H	Write / Erase Failed - N/A
22H	Power Level 1 Disabled

### **Seek (code: 7Xh)**

This command is effectively a NOP command to the Card although it does perform a range check.

### **Set Features (code: EFh)**

This command is used by the host to establish or select certain features.

Code	Description
01H	Enable 8-bit data transfers.
55H	Disable Read Look Ahead.
66H	Disable Power on Reset (POR) establishment of defaults at Soft Reset.
81H	Disable 8-bit data transfers.
BBH	Four bytes of data apply on Read/Write Long commands.
CCH	Enable Power on Reset (POR) establishment of default at Soft Reset.

### **Set Multiple Mode (code: C6h)**

This command enables the card to perform multiple read and write operations and establishes the block count for these commands.

### **Set Sleep Mode (code: E6h or 99h)**

This is the only command that allows the host to set the card into Sleep mode. When the card is set to sleep mode, the card clears the BSY line and issues an interrupt. The card enters sleep mode and the only method to make the card active again (back to normal operation) is by performing a hardware reset or a software reset.

### **Stand By (code: E2h or 96h)**

This command sets the card in Standby mode. If the Sector Count Register is a value other than 0H, an Auto Power Down is enabled and when the card returns to the idle mode, the timer starts a countdown. The time is set in the Sector Count Register.

### **Stand By Immediate (code: E0h or 94h)**

This command causes the card to set BSY, enter the Standby mode, clear BSY and return the interrupt immediately.

### **Translate Sector (code: 87h)**

This command allows the host a method of determining the exact number of times a user sector has been erased and programmed. This command is not supported.

### **Wear Level (code: F5h)**

This command is effectively a NOP command and only implemented for backward compatibility. The Sector Count Register will always be returned with an 00h indicating Wear Level is not needed.

### **Write Buffer (code: E8h)**

This command enables the host to overwrite the contents of the card's sector buffer with any data pattern desired.

### **Write DMA (code: CAh)**

This command is the sector write command used for Multiword DMA transfer.

### **Write Long Sector (code: 32h or 33h)**

This command is provided for compatibility purposes and is similar to the Write Sector(s) command except that it writes 516 bytes instead of 512 bytes.

### **Write Multiple (code: C5h)**

This command is similar to the Write Sectors command. Interrupts are not presented on each sector, but on the transfer of a block which contains the number of sectors defined by Set Multiple command.

### **Write Multiple Without Erase (code: CDh)**

This command is similar to the Write Multiple command, except that an implied erase before the write operation is not performed.

**Note:** Before using this command, it is required to erase the repetitive sectors using the Erase Sectors command.

### **Write Sector(s) (code: 30h or 31h)**

This command writes from 1 to 256 sectors as specified in the Sector Count register. A sector count of zero requests 256 sectors. The transfer begins at the sector specified in the Sector Number register.

### **Write Sector(s) Without Erase (code: 38h)**

This command is similar to the Write Sector(s) command, except that an implied erase before the write operation is not performed.

**Note:** Before using this command, it is required to erase the repetitive sectors using the Erase Sectors command.



### **Write Verify (code: 3Ch)**

This command is similar to the Write Sector(s) command except each sector is verified immediately after being written.

## Sector Transfer Protocol



### Sector Read

One sector read procedure after the card is configured to I/O interface is shown in the following figures.



## Sector Write

One sector write procedure after the card is configured to I/O interface is shown in the following figures.



## **Revision History**

<b>Revision</b>	<b>Date</b>	<b>Description</b>
-101	7/28/06	Initial release.
-102	8/4/06	Phantom part number changed from SLATAxxxxM1(T2)U(I) to SLATAxxx(M/G)M1(T2)U(I). Attribute Read Timing paragraph style corrected to level 2 and TOC regenerated

## Index

- Absolute maximum ratings, 12
- AC characteristics, 16
  - attribute memory read timings, 16
  - attribute memory write, 17
  - common memory read timing, 19
  - common memory write timing, 20
- I/O access read, 22
- I/O access write, 23
- PIO mode access for True IDE, 25
- register access for True IDE, 24
- AC characteristicsTrue IDE mode access
  - read/write timings, 26
- Address map
  - I/O, 30
  - memory, 31
- Alternate Status register, 44
- ATA commands, 47
  - Check Power Mode, 48
  - Error Sectors, 48
  - Execute Drive Diagnostic, 48
  - Format Track, 48
  - Identify Code, 48
  - Idle, 49
  - Idle Immediate, 49
  - Initialize Drive Parameters, 49
  - Read Buffer, 49
  - Read DMA, 49
  - Read Long Sector, 50
  - Read Multiple, 50
  - Read Sector(s), 50
  - Read Verify Sector(s) command, 50
  - Recalibrate, 50
  - Request Sense, 50
  - Seek, 51
  - Set Features, 51
  - Set Multiple Mode, 51
  - Set Sleep Mode, 51
  - Stand By, 51
  - Stand By Immediate, 51
  - Translate Sector, 51
  - Wear Level, 51
  - Write Buffer, 52
  - Write DMA, 52
  - Write Long Sector, 52
  - Write Multiple, 52
  - Write Multiple Without Erase, 52
  - Write Sector(s), 52
  - Write Sector(s) Without Erase, 52
  - Write Verify, 52
- Attribute
  - read access mode, 29
  - write access mode, 29
- Attribute access
  - specifications, 29
  - timing, 29
- Attribute memory
  - read timings, 16
  - write AC characteristics, 17
  - write timings, 18
- Characteristics
  - 1DC, 14
  - 2 DC, 15
  - AC, 16
- AC for PIO mode access (True IDE), 25
- attribute memory AC write, 17
- environmental, 13
- Check Power Mode command, 48
- CHS parameters, 13
- CIS information, 33
- Codes
  - 03h, 50
  - 1Xh, 50
  - 20h, 50
  - 21h, 50
  - 22h, 50
  - 23h, 50
  - 30h, 52
  - 31h, 52
  - 32h, 52
  - 33h, 52
  - 38h, 52
  - 3Ch, 52
  - 40h, 50
  - 41h, 50
  - 50h, 48
  - 7Xh, 51
  - 87h, 51
  - 90h, 48
  - 91h, 49
  - 94h, 51
  - 95h, 49
  - 96h, 51
  - 97h, 49
  - 98h, 48
  - 99h, 51
  - C0h, 48
  - C4h, 50
  - C5h, 52
  - C6h, 51
  - C8h, 49
  - CDh, 52
  - E0h, 51
  - E1h, 49
  - E2h, 51
  - E3h, 49
  - E4h, 49
  - E5h, 48
  - E6h, 51
  - E8h, 52
  - ECh, 48

- EFh, 51
  - F5h, 51
  - Command register, 44
  - Common memory
    - read timings, 19
    - write timings, 20
  - Configuration and Status register, 37
  - Configuration Option register, 36
  - Configuration registers, 36
    - Configuration and Status, 37
    - Configuration Option, 36
    - Pin Replacement, 38
    - Socket and Copy, 38
  - Contiguous I/O map, task file registers (Index=1), 39
  - Contiguous I/O map, task file registers (Index=2), 40
  - Cylinder High register, 43
  - Cylinder Low register, 42
  - Data register, 41
  - DC characteristics-1, 14
  - DC characteristics-2, 15
  - Device Control register, 45
  - Drive Address register, 46
  - Drive/Head register, 43
  - Environmental characteristics, 13
  - Error register, 41
  - Error Sectors command, 48
  - Execute Drive Diagnostic command, 48
  - Feature register, 42
  - Format Track command, 48
  - Host access, 29
    - attribute access timing example, 29
    - attribute read access mode, 29
    - attribute write access mode, 29
  - I/O access
    - True IDE mode timing example, 32
  - I/O access read AC characteristics, 22
  - I/O access write AC characteristics, 23
  - I/O address map
    - task file register access, 30
  - Identify Code command, 48
  - Idle command, 49
  - Idle Immediate command, 49
  - Initialize Drive Parameters command, 49
  - Memory address map, 31
  - Memory map, task file registers (Index=0), 39
  - Multiword DMA Mode Access AC
    - Characteristics for True IDE, 27
  - Multiword DMA Mode Access Read/Write Timings, 28
  - Package dimensions
    - PC Card Type I, 5
  - PC Card Type I
    - package dimensions, 5
    - pin locations, 5
  - Performance, 12
- Pin assignments
  - SLATAxxx(M/G)M1U(I), 6
  - Pin locations
  - PC Card Type I, 5
  - Pin Replacement register, 38
  - PIO mode access AC characteristics (True IDE), 25
  - PIO mode access AC characteristics for True IDE, 25
  - Read Buffer command, 49
  - Read DMA command, 49
  - Read Long Sector command, 50
  - Read Multiple command, 50
  - Read Sector(s) command, 50
  - Read Verify Sector(s), 50
  - Recalibrate command, 50
  - Recommended operating conditions, 12
  - Register access AC characteristics for True IDE, 24
  - Reliability, 12
  - Request Sense command, 50
  - Secondary I/O map, task file registers (Index=3), 40
  - Sector Count register, 42
  - Sector Number register, 42
  - Sector read, 53
  - Sector transfer protocol, 53
    - read, 53
    - write, 54
  - Sector write, 54
  - Seek command, 51
  - Set Features, 51
  - Set Multiple Mode command, 51
  - Set Sleep Mode command, 51
  - Signal descriptions, 8
  - SLATAxxx(M/G)M1U(I)
    - absolute maximum ratings, 12
    - AC characteristics, 16
    - attribute memory read timings, 16
    - attribute memory write AC characteristics, 17
    - attribute memory write timings, 18
    - CHS parameters, 13
    - common memory read timings, 19
    - common memory write timings, 20
    - DC characteristics-1, 14
    - DC characteristics-2, 15
    - environmental characteristics, 13
    - I/O access read AC characteristics, 22
    - I/O access write AC characteristics, 23
    - performance, 12
    - pin assignments, 6
    - PIO mode access AC characteristics (True IDE), 25
    - PIO mode access AC charactersitics, 25
    - recommended operating conditions, 12
    - register access AC charactersitics, 24
    - reliability, 12

- signal descriptions, 8
- True IDE mode access read/write timings, 26
- Socket and Copy register, 38
- Stand By command, 51
- Stand By Immediate command, 51
- Status register, 44
- Task file register access, 30
- Task file registers
  - Alternate Status, 44
  - Command, 44
  - contiguous I/O map (Index=1), 39
  - contiguous I/O map (Index=2), 40
  - Cylinder High, 43
  - Cylinder Low, 42
  - Data, 41
  - Device Control, 45
  - Drive Address, 46
  - Drive/Head, 43
  - Error, 41
  - Feature, 42
  - memory map (Index=0), 39
  - secondary I/O map (Index=3), 40
  - Sector Count, 42
  - Sector Number, 42
  - Status, 44
- Timing
  - attribute access, 29
  - attribute memory read, 16
- attribute memory write, 18
- common memory read, 19
- common memory write, 20
- I/O access read AC characteristics, 22
- I/O access write AC characteristics, 23
- PIO mode access AC characteristics for True IDE, 25
- Register access AC characteristics for True IDE, 24
- True IDE mode, 32
- True IDE mode access read/write, 26
- Translate Sector command, 51
- True IDE
  - access read/write timings, 26
  - I/O access timing example, 32
  - I/O map, 40
  - PIO mode access AC characteristics, 25
  - read I/O function, 32
  - write I/O function, 32
- Wear Level command, 51
- Write Buffer command, 52
- Write DMA command, 52
- Write Long Sector command, 52
- Write Multiple command, 52
- Write Multiple Without Erase command, 52
- Write Sector(s) command, 52
- Write Sector(s) Without Erase command, 52
- Write Verify command, 52

SimpleTech Inc. reserves the right to make changes to specifications and product descriptions such as but not limited to numbers, parameters and other technical information contained herein without notice. Contact SimpleTech Inc. sales office to obtain the latest specifications. SimpleTech Inc. grants no warranty with respect to this Data Sheet, neither explicit nor implied, and it is not liable for direct or indirect damages. Some States do not grant the exclusion of incidental damages and as such this statement may not be valid in such states. The provisions of this Data Sheet do not convey to the purchaser of the device any license under any patent rights or other intellectual property rights of SimpleTech Inc. or others.